Low Power Analog Design in Scaled Technologies

نویسندگان

  • A. Baschirotto
  • V. Chironi
  • G. Cocciolo
  • S. D’Amico
  • M. De Matteis
  • P. Delizia
چکیده

In this paper an overview on the main issues in analog IC design in scaled CMOS technology is presented. Decreasing the length of MOS channel and the gate oxide has led to undoubted advantages in terms of chip area, speed and power consumption (mainly exploited in the digital parts). Besides, some drawbacks are introduced in term of power leakage and reliability. Moreover, the scaled technology lower supply voltage requirement has led analog designers to find new circuital solution to guarantee the required performance.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Session 2 - Low power analog

Analog circuits provide the critical interfaces between the digital world inside today’s integrated circuits and the physical world. Semiconductor technology scaling driven by ’Moore’s Law’ has resulted in a phenomenal scaling of the performance of digital processors and memory. Continuing design innovations have enabled the scaling of analog interfaces onto scaled CMOS technologies, even thoug...

متن کامل

Look up Table Based Low Power Analog Circuit Testing

In this paper, a method of low power analog testing is proposed. In spite of having Oscillation Based Built in Self-Test methodology (OBIST), a look up table based (LUT) low power testing approach has been proposed to find out the faulty circuit and also to sort out the particular fault location in the circuit. In this paper an operational amplifier, which is the basic building block in the ana...

متن کامل

Circuit Design Methodologies for Test Power Reduction in Nano-Scaled Technologies

Test power has emerged as an important design concern in nano-scaled technologies. The BIST circuitry for periodic self-test consumes significant power in hand-held electronic devices to increase battery lifetime. Reduced test power of a module allows parallel testing of multiple embedded cores in an IC. Peak and average power reduction during test contribute to enhanced reliability and improve...

متن کامل

Low-power high-performance SAR ADC with redundancy and digital background calibration

There is a growing demand for low-power, high-speed and high-resolution A/D converters for applications such as wideband wired/wireless communication, software radio and millimeter-wave imaging systems. For many years, the successive-approximation-register (SAR) ADC has appeared mostly in the low-speed and low-power applications. The unprecedented improvement in speed and energy efficiency of s...

متن کامل

Low-Area/Low-Power CMOS Op-Amps Design Based on Total Optimality Index Using Reinforcement Learning Approach

This paper presents the application of reinforcement learning in automatic analog IC design. In this work, the Multi-Objective approach by Learning Automata is evaluated for accommodating required functionalities and performance specifications considering optimal minimizing of MOSFETs area and power consumption for two famous CMOS op-amps. The results show the ability of the proposed method to ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010